

# A Framed Pulse Width Modulation(FPWM) Transceiver under Low Supply Voltage Domain


Bong-Jin Kim<sup>1</sup>, Woohyun Kwon<sup>1</sup>, Sejun Jeon<sup>2</sup>, Soonwon Kwon<sup>2</sup>, Hyeon-Min Bae<sup>1</sup>  
KAIST School of Electrical Engineering<sup>1</sup>, Samsung Electronics<sup>2</sup>

## Background

### • Power is Cost



### • Speed & Power Trade off





- More speed, more Power
- EQ needs additional Power

- Low VDD limits BW<sub>IC</sub>

## Framed Pulse Width Modulation

### • Previous work




$$\text{Coding Gain} = \frac{8\text{bit} - 6\text{UI}}{6\text{UI}} \times 100\% = 33\%$$

- 33% more bits than NRZ
- LUT based Encoding
- TSMC 40nm CMOS

## Revised FPWM and Transceiver IC Architecture


### • Revised Encoding



$$\text{Coding Gain} = \frac{9\text{bit} - 6\text{UI}}{6\text{UI}} \times 100\% = 50\%$$

- 50% more bits than NRZ
- Data<sub>pre</sub> Successive Pattern based Encoder
- Samsung 65nm CMOS


### • Top Architecture



### • Features



- Spectral Efficiency  
4.33GSps → 6.5Gbps
- Forwarded CLK & DLL
- PRBS based Encoder /Decoder & Checker
- Samsung 65nm CMOS

## IC Layout & Area



| Block | Area(um X um)   | Block | Area(um X um)   |
|-------|-----------------|-------|-----------------|
| Rx    | 460 um X 350 um | CLK   | 460 um X 96 um  |
| Tx    | 450 um X 740 um | DTOP  | 480 um X 510 um |

## Simulation & Measurement



<Simulated Eye Diagram (4.33GSps) >

<Forwarded CLK Output >

- Revision Issue : Tx Mux & Output Drv / Rx FE/Samplers
- DLL Loop